top of page

Rack

tt

1A

D1_01_3G

DHFR4+

1B

D1_01_3G

DHFR4+

1C

D1_01_3G

DHFR4+

1D

D1_01_3G

DHFR4+

1E

D1_01_3G

DHFR4+

1F

D1_01_3G

DHFR4+

1G

D1_01_3G

DHFR4+

1H

D1_01_3G

DHFR4+

1I

D1_01_3G

DHFR4+

2A

D1_01_3G

DHFR4+

2B

D1_01_3G

DHFR4+

2C

D1_01_3G

DHFR4+

2D

D1_01_3G

DHFR4+

2E

D1_01_3G

DHFR4+

2F

D1_01_3G

DHFR4+

2G

D1_01_3G

DHFR4+

2H

D1_01_3G

DHFR4+

2I

D1_01_3G

DHFR4+

3A

D1_01_3G

DHFR4+

3B

D1_01_3G

DHFR4+

3C

D1_01_3G

DHFR4+

3D

D1_01_3G

DHFR4+

3E

D1_01_3G

DHFR4+

3F

D1_01_3G

DHFR4+

3G

D1_01_3G

DHFR4+

3H

D1_01_3G

DHFR4+

3I

D1_01_3G

DHFR4+

4A

D1_01_3G

DHFR4+

4B

D1_01_3G

DHFR4+

4C

D1_01_3G

DHFR4+

4D

D1_01_3G

DHFR4+

4E

D1_01_3G

DHFR4+

4F

D1_01_3G

DHFR4+

4G

D1_01_3G

DHFR4+

4H

D1_01_3G

DHFR4+

4I

D1_01_3G

DHFR4+

5A

D1_01_3G

DHFR4+

5B

D1_01_3G

DHFR4+

5C

D1_01_3G

DHFR4+

5D

D1_01_3G

DHFR4+

5E

D1_01_3G

DHFR4+

5F

D1_01_3G

DHFR4+

5G

D1_01_3G

DHFR4+

5H

D1_01_3G

DHFR4+

5I

D1_01_3G

DHFR4+

6A

D1_01_3G

DHFR4+

6B

D1_01_3G

DHFR4+

6C

D1_01_3G

DHFR4+

6D

D1_01_3G

DHFR4+

6E

D1_01_3G

DHFR4+

6F

D1_01_3G

DHFR4+

6G

D1_01_3G

DHFR4+

6H

D1_01_3G

DHFR4+

6I

D1_01_3G

DHFR4+

7A

D1_01_3G

DHFR4+

7B

D1_01_3G

DHFR4+

7C

D1_01_3G

DHFR4+

7D

D1_01_3G

DHFR4+

7E

D1_01_3G

DHFR4+

7F

D1_01_3G

DHFR4+

7G

D1_01_3G

DHFR4+

7H

D1_01_3G

DHFR4+

7I

D1_01_3G

DHFR4+

8A

D1_01_3G

DHFR4+

8B

D1_01_3G

DHFR4+

8C

D1_01_3G

DHFR4+

8D

D1_01_3G

DHFR4+

8E

D1_01_3G

DHFR4+

8F

D1_01_3G

DHFR4+

8G

D1_01_3G

DHFR4+

8H

D1_01_3G

DHFR4+

8I

D1_01_3G

DHFR4+

9A

D1_01_3G

DHFR4+

9B

D1_01_3G

DHFR4+

9C

D1_01_3G

DHFR4+

9D

D1_01_3G

DHFR4+

9E

D1_01_3G

DHFR4+

9F

D1_01_3G

DHFR4+

9G

D1_01_3G

DHFR4+

9H

D1_01_3G

DHFR4+

9I

D1_01_3G

DHFR4+

bottom of page